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N 0 T I C E 
THIS DOCUMENT HAS BEEN REPRODUCED FROM THE 
BEST COPY FURNISHED US BY THE SPONSORING 
AGENCY. ALTHOUGH IT IS RECOGNIZED THAT CER-
TAIN PORTIONS ARE ILLEGIBLE, IT IS BEING RE-
LEASED IN THE INTEREST OF MAKING AVAILABLE 
AS MUCH INFORMATION AS POSSIBLE. 
This report describes $nplestacicx of a date-channel Interface 
for the AfMtC IS biab-apeed iterative differential analyser and ti'. 
POP-9 digital cowput6aw, and Its application to the simulation of 
vatiabla tim delay (e.g. pipe-line delays In aerospace and chemical 
problema.) The cycle-stealing data-channel interface effecto automatic 
block transfers of data from and to the digital computer at rates of 
up to 250OO, per second to request pulses from the00words In response 
analog computer, Variable time delays can be Implemented if analog 
data read In and stored at a conant ample race are read out into a 
digital-co-aaalog convetor at a variable rate eenablishod by a voltage­
conttrolled oscillator patched on the analog co~puer. A simple tntearsl 
equation uas solvcd to casot imnplementation of (Constant) tine delays. 
DataChneItefc 
1. OMnewa1 description 
The P011-9 data channel Interface for the ABTR&C 11 maslo4 ccmtev7 
providso a fast data transfer between PDI-9 and MEMOtA 11o flequers for 
dcta channel transfers from or to the TRM 21 are honored by the 
channel at the comletion of the M~h-9 Instruction In progress* 
The channel Is cdatrolled by word count and current address regoatevs 
held inthe digital-CcMputer core Memory. Both registers are initialised, 
by a programi intructicA depositing suitable wrds, When the procaeor 
honors a dataochannel xequest0 the reepective device transmito the 
address of Ito assigned waord-cout register. Curing the first cycle 
of the rfhanel traoer, the contents of this word cotcer are lncr&' 
monted,4=1n the addwess of the curvent-addres register Is establihE01-3 
In the Deenad cyee the contents of tho current-nddreso register 
axis Incremented to establish the effective address of the Mmory 
location delivering Orz receiving tbe 'data w~ord. 
During the third cycle (or Rotiwtb cycle In Che case of out.'toaaafon) 0 
the actual data transfer occurs. Because of these counting oearatloni' 
such nnory blmewted data chasinels steal three or four com~utw~ 
cycles per data erbnntar9 But stil.tPermit mnimumn word transifer rates~ 
auceeding 250pC000~nrdn per second at very lo cost. 
20 SQteWface DeS±8n 
The Interface slmwn in Fig. 1. an -bo used to cithor mand data 
from the lDPc.9 into an analog *MVPter or vice versa. 
The prhmry date tnw&w r divic alwady inotallei ar ths 
nvercew (AMO) with -cT sultipleze analog Inputs (Awm, and four 
nmultiPlingS " couVertera (HAO). A Magtel Rqnipwmnt CoRporation 
interface card (W 104) is used to establish dsta-chcinzl requ s. 
The circuit operates as foflone: 
1.) "eVice data weVqsest 21la. 
The device dsm-lneVreuest. flag places a gcund level on tpa 
flag input when a data-channe transafer is required. 
This ground level enables the DgO L-flr in the U104. 
The pulse TO SVRC which occuri at Liaec Intervals and is avallble 
on the 1O 2W Bet the IWQ flip-f lop in the 104. ThIs pull the P01-9 
request line to growUid thus, requting a data-channel break cycle ari 
the Computer. 
If repetitive dEa transfers are not desired (or not desired at the 
maxiu~m possible rate)0 the device~f lag mawt bo cleared to prevent 
false data channel cycle6 and associated lose of date. In our circuic, 
the cleat flaeg signaLtfron the Wl~sused to reset the dtvice *1ago 
2) Grant signal, 
Whan tehe 9P9 it, ready to initiate the requested data-chane! 
break It issuec-a a st u toftbe device ie trailing edge of-'this 
signal produces 01 ~Mwhich res-ets the device fleg beforementiondD9 
and also gets the Wll lp-flop gaing onto the to AD= llues, This 
fflip-flop than enables the MB fll0ff lop, 01i4h Is set wthl the nx 
ID S IW pulse. This csusea StLEC of the V104 to go to ground0 Cm-" 
nected to the force-select input of'a U103 device oelectorg this 
olmuletas the W103 98 proper devide cde, Permitting 1OZ Pulses to Pass 
through it. 
Neanwbite, SD Is used to &atea Read request (RD RQ) or write 
requeat (UR RQ) level to the PO1-9. In the case of a read requeat, 
the trcnaer pulse 1012 is issued and the date buffer gated on the bus. 
In the case of a write request, the O4 to Issued on the reset cycle. 
3) Enable sipial 
WA IN of the W104 must be connected to the data-channel enable 
line n the SO bus riuning toward the PYO-9. EM ON must be connected 
to the next lower priority device (if any) on the date-chann l bus. 
This arrangament eats up priorities for date-channel requests from 
two zote devices. 




Ca the linkage patebbay of the ASTU I which the user can 
patch to eet the requirement of his particular application, we have 
provided the following terminals (See Fig, 1.3). 
Mau The poetive-oia request signal from device to the data 
channel Indicates that device requires deta channel transfer. 
; Enabling 20 RQ signal Indicates that the device wishes 
the transfer to be In the "Input" direction. 
ISM; Enabling VA2 RQ signal Indicating that the device uished 
the transfer to be In the "outpuet direction. 
IS€Nn nd ftIdlkaabttg the edd-tc-s msy operation which is 
a combination of reading &ad writing. 
Snoblitg t0e mury incrament operation, i.e., theMlL12& 
word Gpecifid on tha SO AM inac Is tncramsnfed. 
10 09W; A pulse ori nantin to the canonel logic which Indicte 
Mt the trenafer Of epeotf ted nmbter of data twords has beew ccmpleto& 
!ML9?Lt Indicating deco-chanel transfer complete. 
M; I oate Imputs Speciftes WC ABM. for 0 mnd WR operation. 
(ground is "010, open coc.t. to "1"). 
RA& ; 18 Jus-gate Inputs Into 101-9 TO boo stroked by 10nf 
pulse. (groumd is "Q opn e.e.t. to 1). 
kWA!4tMA; 10T4 pulse idtcates that requested data is on 
the £0 Bus lIfen. Vasaly wired to BO Dor &MW0UA depending on 
MAW or MC1 in currently used. 
tftt1; Input puloe into this termination produces two ttanin 
pulses 1.5 Paso apart!co transfer output data from tin accumulator 
to the buffer regist e, and from tCb buffer register to the device 
register In the YAW&,, 
2AL&tL BSet as no0 LOAD e~eept "Act,. 
!; A pulse to transfer output Sata from accumulator Cd buffer 
regiscer.
 
fl; A pulse to transfer output ata from buffer register te device 
; 12 bit ABC ,utput. (-3V " "I") 
Fipwe XA sootl an citasle of a daco-ehMIne inteface appi~cd ­
to a varioble-tfr-anlny ayntem (owa balaw). 
Flip-lip 0202(l) to sat by positive-going PulsecWia Cfomm 
From a circuit Fetched an the aa~ cccputer, after the uord-aount 
(M*) and ctswret-cqunt (CA). rogiotera have been tntislsed by the 
program. this produces a puound-lsvol pulse to set the REQ flip-f lop 
In tho 10 ft toiput taeminal 0 tbia Elp-flp f02(1) and CL-7 
UQ Is patched from CLAM nmwhan repetitive data tranofere are cot 
deaired5 nam to the ease of usriable tim delays. Th6 t404 Is con­
ncted to a Standard ccafiuration. It issues a WA SQ pulse When hit 
MA to at groun level, and REMt is, at -3?.' Also It Issues a RD R 
pulse when RUM is around level ard WMA Is -3V level. 
The 10 ADM lies can be connted fr ny number of different -
uord-count and ourrent-addrese; resisters in memowry. out the following 
core-raegister assilgpent for this da chanuel is used, because only 
one address bits that to, S0 ADD& 14 line is different b cween REM 
and UWE (Fig. 2.2): 
Word count 32D Current address 33 LesJA2 
Word count U.0 Current Address 23 for MUaTt, 
The W1I4 enables a Wi03 to allow the -0k1 Puts* to strobe date 
from device and thm ICl pulose to jam twanfer data Into the device 
bugger regiater using; both V=A AVAILAMl and VlA WAD. SO pomer claar 
is used to eoet all flip-flop, tls the coputer to first turned cno 
Figure 1.5 shwa the ltoi-caid mwill layout for the RDAA cfrnel 
Interface aud0 specifically, for variable times delays, Thic ftkura 
indicates ths2 typo of logic module found at each location in the Inter­
face mounting panels whan viewed from~ the front of AST2AC SI. 
time delay aflm from the finite time it tame to propagate an 
infoEMton (Sinal) £Pw t1M source to the receiver In a medium, Should 
the medium in which the signal is propagated change properties as a 
function of t1mam cho resulting delay could become variable in dti.. 
The ma itude of the delay in propagated signal Is depemdnt on­
two quantities: the velocity of propa atin (V) and the disetnce 
betweea sender and recelver (D), if either of these quantities varie, 
have a varlable-delay problem. 
Typical pipaline problems involve a fined distance with a contirnuciay­
variable prop tion velocity. Several methods are available to SImulate 
constant time delays, but few are satizeactory for a continuously v0 labla 
delay. The Bystem described Is at relatively nmyy hybrid analog-digital 
Implementation. The bsic idea is to sample a date Siginl at a constant 
rates put the samples--into core m"ryp and rend them out at a scaplin 
rate proportional to tha flow mloity, as determined by a voltage­
controlled oscillator (W ),6 
2. VarigbliaUe-W~lDesini 
The data input signal Is converted to 12 bit binary fom In an anloe 
to digital converter (A, W) with onont samrpling rate. Samples ae 
stored in a block of core memory of the 2DP-9, using a data-chmnel 
R) operation. An analog voltage proportional to the rate of chenge of 
the desired delay velocity in a pipe in applied to an analog-voltege­
controlled oscillator those output-pulses ser',ean request pulses fow 
date-channel write operacons. The pulse repetition rate dccerine the 
8.
 
rate at Ouhch dOts to tohsa cut of9 tErai9Y ad therefore tin tko Cho 
data 10 10 GtnO0-6, tine is, ek, dalay. TI-a ecatima address of tba 
CA register for data chtnnl read emA data chmnl write Is aban-d 
according to Onm £nflt tUm (DbOty required. 
%%9VCO is pzatche on the anal-computer patobbay (Fig. 2.11). 
Tin outpTt of WOe Odrn is2 to ato's voltaso In aac todavemld 
AfRw modificattono of the stdiadord data-chznnal interfa wares 
needed to be waed o -a vafloblo tim-delciy system: 
1) Genration og' DoD NQ sigal, 
2) Side solsotion botuen RD .RQ and IM RQ0 and also eetabistin'mt 
of prinWIt b~tWcn AD EQ n'd 14at SQ. 
3) Control of tt~o WC and CA regiter with a single data clwanel0 
4) Generation of a pulse proportional to tha velocity of del-qted 
signal.­
5) Data-chennl register inittimalstion for making on "ondlea 
lost memolr, 
The first three ioquirants era met by the variable-timas dekey 
logic stovn in Fig. 241 and Fig. 2.-2. 
=aI EQ SUI nuat occur ten data aignal ematapl clock (Toad 
instruction) or VNO 6utput Pulse (wrIte instruction) Como*. 
since the WW icoquest pulses frca tin Llsedsrcte clock cod the 
we2 request ftzloaa -Eo tin VCO an overlap or oven coolcde tho 
pulao-ooparetlon cirideit of P15.2.3 waas dacigaed to give priorefty to0 
tlu Wa1 reqtnat puta, end olco to pwoduce PROD end UaS'& v'equnt 
Pulso wavefo X3 Iwsac Iona and syaconi~led wttt the PDP-9 10 MeU 
90 
timing signal (coo also t" timing diagram of Fig. 2.3-1). 
Since 09a rIntma required tio intrval between data chneXl 
read operation and data cennt write ageration is 7 paOc, we mut 
separatO SatPting clock and VCO pulse from each otar moro then 7 epsei 
Four wonc~ablo multlvibrntors (4 leN's), tWo WY-gate, ad two 02-gatos 
perfom this function of sepaatien. 
The 7 psec minimum required time itneval bogus= read and wxrte 
is datosined by the following considerations After a device flag is 
rained it takes two processor cycles (Ie. 2 psac) to receive ths 
grant signal (DCR OR) from the channel of PDP-9. One processor cycle 
laterv the actual data-channel transfer starts. Each output date­
channel transfer steals four preceso r cycles. Tharefore0 7 Posec i 
needed to cmplete data channel operations (see Fig. 2.5). 
Tho a I~y-f op selects between DEA request (no RQ) and 
)4213 request ORe ill) A AND-gate receiving the output of the mode 
Eflip-f Zap and the en""ble signal (MA) from the 9104 card to umed to 
select the address o, one of ta uqrd-cuat (WOnregisters In corn 
memory; tic first corresponds to trn WS register for WAD (aaslgaed 
corc address 32 in 6ctal notatico)i *ad the other corresponds to the 
VC "sister for SMMt (assipead core address 22 to octal notation), 
Thor. Is only one bit',419fernce btleen these two addresse of core 
mory registo e (i.a, SO AM hx 14h)g so0  t the ewitchigs loac In 
The fourth srequirement to cet .by an nsocoeaecn~le 
oscillator. Visors Y;16 show the ildk diarmof this V9G, wtab fa 
10.
 
patobod an the casloo-wroutet patabba. Use MCoperating oborac­
teflftt (input Voltaog venus output fequeaCy of she V40) is AMt 
inPIS. 2.7. Mm tka input voltage chane from 0.5 volts to 9.0 
voles, the output frequency eboget 150 E to 9200 9z (linearity to 
within l0/0). Output frequency of the VCO Us adjusted to 5SOW 1Z 
"b" 5 volt of input Voltage Isapplied. 
The last requir ent Is met by simple Initialization propama, 
(i.e., neithor ptogrC§ Interrupt facility (PT) nor multilevel 
a~atc~ria fority, interrupt facility (Art) wans used). Because the 
maei speed of thefata Chnel rad or wrice is determined by tlhe 
highese pulse repetition rate ag MIA VO, and is relatively ala 
(nfm p.r.r- to 9200 M1; therefote i .eP period to 110 pea). An Initu1a1' 
tltin program of this data clwanil, gearally consists of two progrwna 
One to a detecl on Kbiutine When W -register lia counted up to zero, 
the othor is a service routinc' thne' deposits UC, CA resister with 
suitable wiords. Uo*Wvow, If a prtiiry fswogcunce is placed an the 
speed of data chare1 transfer, thbcW P1 or AM1 should be used* 
lbs Data-eigzaa- m1ing clo4cozt anut be selected according 
to both the frEueny of tin data etg8dl and thl desired delay tfre. 
fie period between read-in pUlae 4ejende on the CaMaP1n clock. 01W 
'
pulse rapeticn rate ea the VCO io 150 + 1065 (V-o0.5) M)hsZe
 
V to the voltge oR input signal co V0. Since V vo?1O from 0.5 Volt 
to 9.0 voltv thic ptib rate varewi Erna 130 ppa to 9,200 pps;, tha 
it. 
period betwca gwttcout puloo Is 110 tA0oc to 6 crnac. It Mo U000 for 
ezCMP2o000oo rds of ctive cor teraY for tWe ta delay oyetet3 
the delay obtained to 100 thnes the tfra period (i.e. the daeay cim 
Lo tram 110 pe to 6 see.), The more core memory capacity la use4 tlr-­
largar delay ta U. obtained, aithou&b the maxim=n available care 
ua'~oy capacity will dcpcd an the application. in this eacap izO& 
to cecure 20 amnps pa cycle of data signal uave over the whole 
delay ranges the highest frequency of the datca si1Mi1 to about 33 3M 
a dalay-banduidth product of 200 will require 1000 %iordsof core 
Errors In tim delay arise from three main mources; 1) The oror 
introa~ced by the VCO, which bas a Inearity error of 1.0 %. 2) The 
nalmfl e 18 beffore the data is taken out of memry end recona truc ted 
Into an anlog v01tag0 by K4M#, 7 pac for data channel, 20 Camc for 
M4AC; total 27 poc. 3) Snot in reconverting the memory output toi 
an cnlog voltaso In the MD* (0.25 4 /Half-scale), and converting 
input dateasigal to binary Lone in ADO (0,1%). 
The tima-delay error for the entire system to ths sum off the 
abov sngors. 
A C 	 actcsa4lyAYPplGicon 12. 
AD a dotvtooftito .we of cautant tta delnyo 0 SkPI 
application pwoablm b. Iutogral 4quatioa wA3 solved. R MP0 
are n Mea. to bse fltaivs atudios of particuler applict Sfea; 
rather it points out hay the time delay to awed. 
flu catbenaatcl description of apy problems of tninaoting inr­
est contains Integral -equatico. Typical of a krsea class of ouch 
problom is the Vreolk lntoawal equatlon of tho nacoad kipda ataly 
Alu) a 9(a) + h b Z(aot)y(t)dc 1 
Wbae f(s) 02d the Kernel K(x.,t) tire given fntiIona 
£antI 6b are constants 
)IS a pataatate 
y(z) to the tmknoim solutico 
The follaying equation ws actually solved: 
-7(3)0a +20 (sac) y(t)dt 	 (2)3 0 
wth ths Initial nppro~1mmtion ToCt) ea 0. The atop elme was ckowen 
ma4 a OeQ255 Iva. 1/40 ad the Fisher 0 s ituD method to usud, 
this equation to a trivial sample Whbose solution Is easily aeen to 
be y(M) aX. 
2. 	 hotbed of solution ad result 
Vigo3.1 illuotritea a tuoelaeco hybrid Computer tzetbod 
desimedto siolve'&etufi. Incania equation of (2)* The Iute~ratlos 
vawieble t Is repzentad by "&±ot" tine vca 1250c In an VYM 1 
lte-earivo 4thferesCt aoatyac=, ubte a ufaries In 40 d1acrete seops 
13.
 
AUi batuomt 0 IMt Is atipln once Per ecaiputor rim, 
our 011Ma dlay Sysemt ie Uwed lag a rculatiug fIattomeaesy 
(40 D= torda)o Thle mw=7 supplis a completa e-iln approfluation 
yit) oce per cmye run, and one fation value is erased and 
correacted at the ad of each MM (every I Millisecond of minor cycle). 
Thcrogoro all function Value corroctioa take 40 mtllioecoad (major 
cycle). 
Fig 32 and VS 3.3 chm logic diagrm nd t91m; chart for ti l 
sample, PiS 3A precenca a flaw cbmrs of the solution procedure, a 
complete lioting ofcbcM 0 program Is g~ea in Table 1. 
it, 3.5 shows successive approimantions to the Integral equat&. 
fls 3.6 shoum typical convergence characterietic of this hybrid 
computer solution vith initial epprozization yo Cn) w 0. Where 
solutiona (t) were Compared wth exac 2nltclZSf~l(t) 
by mancs of root-eaw-a quago criterions defined by 
1 2 
=MO Z 2(al:) - n(M)n 
lo 
Pis 3.7 show the solution wave form of this problem. 
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/TITLE VARIABL TIRE DELAYS(VTD) 
/ .USINGDATA CHANNEL INTERFACE 











/SELECTION OF ADX #0 
START CLA /LOAD AC WITE ZERO 
705024 /SELECT ADMX #00 
/MEMORY INITIALIZATOIN 
/ 
0009V R 270017 R LAC '40 
00003 P 0P022 R )AC NoRUN 
0094 R 29002V P LAC CAI 




















/LOAD AC WITH ZERO 
/SET IDATA 
/RECORD # OF MEMORY 
/TO BE ERASED 
00011 R 60P007 R JmP CLEAR / 
/READ P OF N.RUI(MAJOR CYCLE 
PP12 R 120147 E JMS* I VUT 
O0013 R 600015 R iP +2 
00014 R 000023 R CONSTO 
00715 P 670P?5 R 
/ 
JIMP tAINo /60 TO MAIN 
/TABLE OF CONSTANT 
/ 
00016 R 000000 A IDATA 000000 /INITIAL DAT 
00017 R 777730 A WC 777730 /# OF WORDS TO BE 
90090 R 000076 R CAI A-I 
/TRANSFERD2,COMPL) 
/STARTING MDDR FOR 
0002! R 009076 R CAP A-I 
/INPUT
/qTART ADDR FOR OUT 
0P0?P R POOPPO A N,.RUN 0 /WORKING STRAGE FOR 
00023 R POP000 A CONSTO 0 
/# OF %RJN 
/# OF NORUN SEr BY 




/UqED BY COTRE REG 

































09033 R 06?155 R DAC* (23 
90034 P P20023 P LAC CONSTO 
01035 R VAOf?? R rlAC NoRUN /# OF MAJOR CYCLE 
00036 R 20PP04 R LAC CONSTI 
90037 R 775204 A ACRL /LOAD CONTRLREG I 
/ 
00040 R 7 000 A AIN! NOP /DATA TRANSFER 
NAFA PAGE 2 











(22 /DCH IN REG "JC2 
/15 ZERO? 
9004A R 6000A R Jmp .+2 
























/DCH OUT REG WC! 
/IS ZERO? 
/RETUJRN TO MAIN 






















/DCH OUT REG WCICA 


























/DCH IN REG WC2,CA 
/2 INITI ROUTIN 
0061 R 200021 R LAC CA2 
00062 R 06 155 R DACt (23 


















/RETURN TO MAIN 
/LOAD AC WITH ZEROS 
/TURN COTRL REG OFF 
00967 R 129150 E 
/TYPE OUT COMPUTATION RESULT USING F4 

























/ARRAY DESCRIPTOR BLOCK 
0050 /40(DCMAL) OF WORDS 
00000 /0 FOR I-D ARRAY 











/ADDR OF IRT DATA 
/40 DATA WORDS 
0900 R OEND START 
091147 P OPPIA7 E*ETV 
00159R POP 159S E *ETV 
00151 R PPPI A *LIT 
00I15? R 0PP022 A *LIT 
09153 R 9003? A * IIT 
P154 R 000933 A *LIT 
00155 R 090023 A *LIT 




C ?IAXAI DC1%3 1969 





C COVWERTION INTO ANALOG-VOLTAGE 
C PEXP(17)-1r131071 
1)O 1 I=1 40 
1P XVC) :FLOAT(K(I))/13 197* I 
t.R~ITE(5, I? I) (IXK(1), 1: 1#40) 
C COMPUTATION O ROOT SUM SQUARE ERROR 
SUM--p 
nO P0 I:1,&A 
PO SUM=-.Utfm+( 1 ,./A49i* FLOAT( 1) 
I -XK(I))**P 






too FORMAT(IX,)*DATA IN MEMORY*) 
101 FORMAT(I4,15,5X FI .3) 
1012 FORMAT(IX,*ERROR OF ROOT SUM SQUA 
IRE:=*, Fl ,4,*7?) 
ENP
 





C REAl A NIJ1MBER OF MAJOR CYCLE 
C 





200 FORMAT(IX,*READ # OF MAJOR CYCLE 
I IN 17*) 
poI FORMAT(I7) 





(­$4s& cL_~ if l~p 05 /M d.__ 
'.n..)(rr ee,, xfl U/4 

